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Abstract- This paper presents a new design approach for a where y is the bulk-threshold parameter, d is the small-signal
rail-to-rail bulk-driven input stage using a standard single-well transconductance parameter, IDS is the drain current, and
(n-well in this paper) CMOS technology. This input stage can 21'F| is the surface potential. The gmbs is typically only 20-
provide nearly constant transconductance and constant slew 4000 of the gate-driven transconductance [4]. However, the
rate over the entire input common-mode voltage, operating beauty of a bulk-driven MOSFET is that it removes the
with a wide supply voltage ranging from sub 1-volt threshold voltage constraint. This property makes the bulk-
(VTO+3VDSsat) to the maximum allowed for the CMOS process, driven approach worthy of development to improve its
as well as preventing latch-up. performance.
So far three proposals are available for improving the gm
I. INTRODUCTION variation of the Bulk-Driven Differential Pair (BDDP) - the
Lowering of the supply voltage in portable electronics complementary BDDP [5], the Replica-Biased Scheme
has always been a priority for many years, as it allows (RBS) [5], and the feedback techniques [6]. The
reduction in the number of battery cells rendering the complementary BDDP technique utilizes the complementary
products more compact and light, and leading to decreased behavior of the pairs to reduce the g,m variation. However, a
power consumption of the digital circuits. However, in special CMOS technology (e.g. a twin-well process) is
analog circuits, particularly op-amps in unity-gain required for the implementation. The RBS, as illustrated in
configuration, lowering the supply voltage degrades the Fig. 1, biases the gates of the pair to keep VBS= 0 so that the
signal-to-noise ratio. As a consequence, those op-amps gmbs becomes constant. The problem is, however, VBS = 0
require rail-to-rail input and output stages. means VB= Vs, and it is impossible for the source-coupled
voltage to swing rail-to-rail. Thus the gm1 iS constant overFor the input stage, it is essential that its effective only a portion of the rail-railail ICMR. The feedback
transconductance (g,m) is nearly constant over the rail-to-rail technique senses the input common-mode voltage (VfCM) and
Input Common-Mode Range (ICMR), as the large variation adjusts the tail current to reduce the gm variation; however,
introduces signal distortion and creates difficulty in the this causes the Slew Rate (SR)torbecome ViCMadependent.
frequency compensation of the multi-stage op-amps [1], [7].
Traditionally, complementary differential pairs are used to VDD
achieve the rail-to-rail operation, and the tail current is
31
controlled with current switches to keep the g,, constant [1].
However, the mobility ratio of the complementary pairs
(in/pip) is process- and temperature-dependent, causing the g,m MPOI MP03 MP02
variation to deviate by approximately 12% [2]. This VIN+ -VIN-
motivates designers to come up with new circuit topologies
using only a single type of the differential pair. Currently
three candidates have been proposed - level-shifting [2],
floating-gate [3], and the bulk-driven [4] techniques. vss
At the present time, the bulk-driven technique is probably Figure 1. The bulk-driven RBS proposed in [5]
the least popular, since the transconductance of a bulk-driven
MOSFET (gmhs) is dependent on the bulk-to-source voltage This paper presents a new bulk-driven rail-to-rail input
(VBs). The level-i model of the gmbs is given by: stage using a standard single-well (n-well in this paper)
- 2I05/2 2 K 05 V CMOS process. This input stage achieves almost constant-gmgmbs = Y (2fIDs ) 2 (2 FI - BS)05 (1) and constant-SR, working with a wide supply voltage
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ranging from sub I -volt (VTO+3 VDSsat) to the maximum To verify the operation ofthe BDDRB input stage, it was
allowed by the CMOS process, and also diminishes the necessary to implement it in an op-amp. For this we chose a
latch-up likelihood. folded-cascode two-stage op-amp, as illustrated in Fig. 4(b),
to present as an application example.
II. THE NEW BULK-DRIVEN INPUT STAGE
III. SIMULATION RESULTS
A. Topology Using the BSIM3 MOSFET models of a 0.18[tm CMOS
The idea of our bulk-driven input stage comes from process, we simulated the op-amp of Fig. 4 with a supply
utilizing two pairs of the RBS to cover all portions of the voltage of 0.8-volt and a load resistance and capacitance of
rail-to-rail ICMR. Fig. 2 illustrates the topology of our IMQ and 5pF, respectively. Table I shows the summary of
approach, which we call the Bulk-Driven Double Replica- the simulation results.
Biased (BDDRB) input stage.
VDD TABLE I. SIMULATION RESULTS OF THE OVERALL PERFORMANCE
31() OF THE OP-AMPS iN FIGURE. 4
c------___ rrent Characteristics Simulated Results
(Pair-I) {fVcM) switch (Pair-2) Open-loop DC gain 60dB
Unity-gain frequency 0.6MHz
Phase margin 58°
- VIN+ O- ICMR 0.6V
MP03 MPOI MP2M06 MPO5 MP04Ml<| MPOI ~
=|~0VIN-° 01 * i | Total current consumption 61V741tA (VjcM dependent)H|jjHI - C' HiHL 1, SR SR+= l.OV/ts, SR-=-0.5V/ts
Output voltage swing 0.6V
lorO lorO lorO Oorlw Oori OGoriw Common-mode rejection ratio 63dB (when VjCM = 0.5(VDD+( 91 v , 1t ) ~~~~~~~~~~~~~~~~~~~~VSS))
1__ $ l l _ _Power Supply Rejection Ratio PSRR+ = 58dB, PS- = 79dBvss vss (SRVSS VSS
~~~~~~~~~~~(PSRR)
Input referred noise voltage 146-169nV/1Hz (white noise
Figure 2. Topology ofthe BDDRB input stage only, VjCM dependent)
Total harmonic distortion, 0.014% (-77.1dB)
The BDDRB input stage consists of pair-I AVCL=+1V/V for 0.6Vp-p, IkHz sine wave
(MPO1-MP03) and pair-2 (MP04-MP06), which are 0.093% (-60.6dB)
assigned for the low and high portions of the ICMR, Measurementcondition: VDD=O.SV, VSS 0V,CL 5pF,RjeMw
respectively, and a current switch.
The device sizes of pair-I are all the same, and the same The simulation confirmed the rail-to-rail ICMR operation
dc current runs through each device when the pair is (VDD-VSDsat]4 to VSS+VDssatO7 precisely). Fig.3 and Fig. 5
selected. This leads MP03 to be the replica of the input pair, show the simulation results of the open-loop gain frequency
and VBS1,2 to be equal to VGS3 (= constant). The same response and the effective tail current of the op-amp in Fig.
argument goes to pair-2 except that VBS5,6 would be zero 4, which indicate that both characteristics are nearly VJCM
instead. The pair-I would be operational for the ICMR independent. Fig. 6 gives the simulation results of the
between VDD VSDSat VSG3 and VSS+ VDSsat, and for pair-2 the effective transconductance [gm(eff)] of the op-amp versus
operational range would be between VDD VSDsat and VICM.
VSS+ VDSsat+ VSG4. To maximize the ICMR a current switch is
implemented so that the effective ICMR would be between
VDD VSDsat and VSS+ VDSsat-.
B. Principle ofOperation
Fig. 4(a) illustrates how the BDDRB input stage can be
realized as a transistor circuit. Again, MP01-MP03 (pair-i)
and MP04-MP06 (pair-2) are the replica-biased input pairs X
for the low and high portions of the ICMR, respectively.
MP09-MN12 form a current switch and work as a function ...
of VJCM. This input stage is configured such that it normally
operates with pair-i. When VJCM becomes high and causes -1400
VSG9 to be greater than the threshold voltage (IVToI), the -10
switch deactivates pair-i1 and activates pair-2 instead. 100 ''j0 ''g0 ^ ^ ^
Conversely, when VJCM becomes low and causes VSG9 < IVTOI, ruec H
pair-i turn on and pair-2 turns off. The bias-voltage, VSW1TCH, Fgr3.Smltdfeunyesoeofhep-psorVMvaig
controls the crossover voltage between the two points. from 0.1 to 0.7V with a 0.1V step
1548
VDD VDD
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Vss Vss
(a) (b)
Figure 4. An application example of the BDDRB input stage in a folded-cascode two-stage op-amps
(a) the BDDRB input stage, and (b) a folded-cascode two-stage op-amps
uA change at the transition stage, which should also have created
0r---------------- -
-
- - - - -
--T--------I--------f---- a major impact in the g,m variation according to (1). Fig. 7
1 s ' shows the simulation results of VSB1 and VSB5 versus VJCM.
1. --




Figure 5. Simulated tail current vs VJCM
~~~~~~~~~~~~~ ~~~ ~~~ ~~ ~~~ -,- --- ---
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Figure 7. Simulated VsB] and VSB5 VS VICM1
0 ~~~~~~~~~~~~~IV.ADVANTAGES AND DiSADVANTAGES
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An important practical advantage of the BDDRP input
stage is that it requires no special CMOS process. Other
advantages are gm,(eff) and SR of the op-amp remain
1, -------------2~ ~~~~~~~~-- ---------------
----------I ---------- relatively constant with respect to VJCM, and the circuit
prevent latch-up. Conventional BDDP techniques require
very low supply voltages, otherwise the rail-to-rail ICMR
operation would cause the bulk terminals to be strongly
10 0 200 000 400 0 000 0.0 forward-biased. With the BDDRB input stage, the bulk-to-
100.0 200.0 300.0 400.0 500.0 600.0 700.0 5 v2
VIcD mV source voltages remain as the same condition as the replica
device regardless of the supply voltage condition. For
Figure 6. Simulatedgt(eff) vsVjCM confirmation, we simulated the circuit of Fig. 4 with a 3-volt
Fig. 6 indicates that the g,~~~~~, variation is approximately power supply anderobserveddose that thet rail-to-raililICCR
lOo over th ral-o-ai ICM opeaton Thi varitio sustnta fowr-bae pn junctions.
pek at th trnito pon ewe h wopis..we
sourceto-buk voltge ofthe iput pars (VB an VSB5) drive techiqures o.Siur aeprpSal incrae input refered
l~~ ~ ~ ~ ~ 14
noise. Previously mentioned bulk-driven techniques utilize presented. This approach leads the operational supply
the depletion-mode characteristics of a MOSFET so that the voltage to be from under 1-volt to the maximum allowed by
input pair can be always on for rail-to-rail. In contrast, our the CMOS process used, as well as diminishing the latch-up
input stage has two pairs connected in parallel, and except in problem. SPICE simulations indicate that the g,, is nearly
the transition stage one of the pair is off. The off-pair constant (within 10%) over the entire ICMR whilst the
contributes additional thermal noise, as it is inversely effective tail current remains almost unchanged. The
proportional to gmbs [11]. additional hardware implemented to achieve this
performance is only a replica circuit for each pairs and aAnother drawback to previously mentioned bulk-driven cuenswth
techniques is the increase in input capacitance, since two
input pairs are utilized in our proposal. The input capacitance
of a bulk-driven MOSFET consists of Cb,,b and Cbs, where REFERENCES
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